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Design consideration of a fully depleted SOI (Silicon-On-Insulator) MOSFET device by three dimen-
sional mathematical modeling is presented in this paper. To the best of our knowledge, when our device is 
fabricated in nanometer regime, the threshold voltage changes due to various effects. Back gate voltage 
plays a significant role on the controlling of threshold voltage. Separation of variable is used to solve the 
Poisson’s three dimensional equation, analytically with suitable boundary conditions for the threshold 
voltage of double gate SOI MOSFET with the influence of biasing with back gate. In this work, changes in 
threshold voltage has been calculated and demonstrated that how short channel effects and DIBL can be 
suppressed with application of Back Gate bias voltage 
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1. INTRODUCTION 
 
As the size of device move into deep sub-micrometer 
regime for realizing good device speed performance and 
higher integration densities, the characteristics of a 
MOSFET degrade. However, the main technology, Bulk 
CMOS will remain for submicron gate ULSI systems. 
The Double Gate silicon on insulators (SOI) MOSFETs 
with thin film have superior electrical performances 
because of the better control of SC (short channel) ef-
fects, excellent Latch-up immunity, reduced parasitic 
capacitances and improved isolation compared to bulk 
silicon technology [1]. 
A progress of scaling to improve performance, the 
short-channel effects (SCE) is required to suppress to 
improve the reliability of the device. As the channel 
length shrinks, gate controllability over the channel de-
pletion region reduces, causes to increase charge sharing 
from source/drain. Due to SCE many reliability issues 
including the dependence of device characteristics, such 
as threshold voltage, upon channel length occurs. Chan-
nel pinch off and shift in threshold voltage with decreas-
ing length of the channel are remarkable reliability 
problem which occur due to SCE. Double gate controlla-
bility and thinner gate oxides are suppose to be the effec-
tive ways to minimize short channel effects. 
For instance, gate overdrive increases due to a lower 
threshold voltage while the leakage current increases 
exponentially. Dielectric constant, channel doping concen-
tration and band gap are the material parameters and the 
geometrical dimensions on which the threshold voltage 
depends are length of channel, thickness of the oxide and 
thickness of channel. Thus, the threshold voltage also 
depends on the gate bias (back) voltage of the device with 
the dependence on geometrical dimensions and material 
parameters. Therefore, by controlling the bias, specific 
value voltage has been achieved. Later several author’s [2-
4] proposed the dependence of threshold voltage for DG-
MOSFET with length of the channel, oxide thickness, 
thickness of the channel and channel doping concentra-
tion was investigated. 
In the present work, a new model based on thresh-
old voltage is developed for fully (FD) depleted double 
gate SOI MOSFET based on the solution of the three 
dimensional Poisson’s equation is solved by separation 
of variables method, hence an investigation is made to 
calculate the effect of front gate bias and gate bias 
(back) on the threshold voltage in double gate 
MOSFET. The influence of gate bias (back) and drain 
voltage have also been included. 
 
2. SILICON ON INSULATOR (SOI) MOSFET 
 
There are various characteristics of SOI MOSFET 
due to which it would be beneficial to switch to SOI 
MOSFET technology. The SOI technology have high 
speed of operation, elimination of latch up ,high device 
density ,very less leakage current, power dissipation is 
small, easier device isolation structure [5] etc. 
 
 
 
Fig. 1 – Double gate SOI MOSFET with back gate bias 
 
Now, to analyze the structure shown in Fig. 1, The 
front Si-SiO2 interfaces are located at x  0 and back Si-
SiO2 interfaces are located at x  tsi, where tsi  SOI film 
thickness. toxf  gate oxide thickness (front), and toxb= gate 
oxide thickness (back), Vgf  Applied potential at front 
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gate, Vgb  Applied potential at back gate. The source-SOI 
film and drain-SOI film junctions are located at y  0 and 
y  Leff, respectively, where, Leff is the effective channel 
length. The vertical direction is defined by x and the lat-
eral direction is defined by y. The sidewall of Si-SiO2 in-
terfaces are located at z  0 and z  W, where, the direc-
tion along the width of the transistor is defined as z. 
3D Poisson’s equation for fully depleted SOI film is: 
 
      
2 2 2
2 2 2
, , , , , , : ,
d d d qNa
x y z x y z x y z
dx dy dz si
       (1) 
 
where, (x,y,z) is the potential at a particular point (x,y,z) 
in the SOI film and Na is the channel doping concentra-
tion. For solving equation (1), the above equation is sepa-
rated into 1D Poisson’s equation, 2D and 3D 
Laplace equation as : 
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where, i  l(x)+ 2(x,y)+3(x,y,z).  (A) 
A: Solution of l(x) 
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B: Solution of 2(x,y) 
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C: Solution of 3(x,y,z) 
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Main Equation of Surface Potential (i) can be calcu-
lated by putting values of 1, 2 and 3 in Equation A. 
 
3. RESULTS AND DISCUSSIONS 
 
The Device parameters used for mathematical mod-
eling are given in the table below: 
 
Table 1 – Device Parameters 
 
Parameters Value 
Gate length, L 70 nm 
Device Width,  W 50nm 
SOI Film Thickness, tsi 15nm 
Front gate oxide thickness 2nm 
Back gate oxide thickness 300nm 
Side wall oxide thickness 15nm 
 
3.1 Surface Potential 
 
The method, separation of variable is used to solve 
basic 3D Poisson’s equation, this is to determine the 
behavior of surface potential, when Front gate voltage 
is fixed and gate voltage (back) is assumed. The varia-
tion of front surface potential at the front Si-SiO2 inter-
face (i.e., x  0) at different channel lengths, along with 
back gate voltage can be shown as in Fig. 2 (uniformly 
doped SOI.   
Here in figure, we determine the variation of front 
surface potential for n-channel silicon on insulator 
MOSFETs along with length of the channel at the dif-
ferent values of gate voltage (back), at front Si-SiO2 
interface [6, 7].  
It has been seen from the graph that minimum of 
surface voltage shift towards the source end, remains 
in the middle of channel for low drain voltage. For a 
higher drain bias, profile start shifting upward and 
approaches to drain side. 
 
 
Fig. 2 – Front Surface Potential varies with channel Length 
at Different Back Gate Voltages 
 
 
 
Fig. 3 – Front Surface Potential with thickness of channel at 
Different back to gate voltages 
 
In Fig. 3 the front surface potential is plotted versus 
distance along the channel thickness with three differ-
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ent values of back gate bias. There is a linear increase 
of potential from the front gate to the potential of back 
gate has been observed. For the smaller back gate bias, 
the curve for potential rises at higher rate. That 
means, the potential higher at smaller back gate volt-
age. It has been seen from the graph that surface volt-
age decreases in the middle range of channel length 
and remains unchanged. Also surface potential shifts 
upwards for higher value of channel thickness. 
 
 
 
Fig. 4 – Shows Change in front surface potential along chan-
nel length at different values of tsi 
 
3.2 Threshold Voltage 
 
The threshold voltage [8, 9] is defined as the mini-
mum gate-to-source voltage differential that is needed 
to create a conducting path between the source and 
drain terminals. Figs. 5 and 6 shows change in thresh-
old voltage with channel length and thickness at differ-
ent back gate voltages. From the Fig. 5 it is shown that 
as the Channel length reduces the threshold voltage 
decreases and hence curve shifts downward for a low 
value of gate voltage (Back). 
Some Significant features of Fig 6 which shows varia-
tion in threshold voltage with respect to thickness of 
channel at different values of back gate voltages are as 
below. As the Channel thickness reduces the threshold 
voltage increases and hence curve shifts upward for a low 
 
 
 
Fig. 5 – Change in Threshold voltage with Length of the 
channel for different values of back gate voltages. 
 
 
Fig. 6 – Change in threshold voltage with thickness of the 
channel for different values of back gate voltages 
 
 
 
Fig. 7 – Change in Threshold voltage with length of the chan-
nel for different values of silicon film thickness 
 
lvalue of gate voltage (Back). The Increments of Vt with 
decreasing tsi accounts for shift in Vt due to short 
channel effects. 
From Fig. 7 it is evident that slope is less sensitive 
to tsi greater for than 5 nm but increases rapidly as tsi 
reduces below 5 nm. The value of slope give us a meas-
urement of the short channel effect. A large back gate 
bias can be used to suppress the SCE (short channel 
effects) for a value of tsi. 
 
3.3 Drain induced barrier lowering (DIBL) 
 
The punch-through originates from the lowering of 
barrier close to the source, commonly called as DIBL 
(Drain induced barrier lowering) [10, 11]. When drain 
is near the source, the drain bias is capable of influenc-
ing the barrier at the source end, such that channel 
carrier concentration at that location does not remain 
fixed. When the source barrier is lowered, it causes an 
injection of extra carriers that increases the current 
significantly. This results in lowering of the threshold 
voltage of the transistor. Fig. 8 shows behavior of DIBL 
with respect to channel length at two different back 
gate biases. It is evident from the figure that for higher 
channel length, DIBL is almost independent of the 
back gate bias but it drops as the back gate biases re-
duces for short channel lengths. 
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Fig. 8 – Measured DIBL of fully depleted DG MOSFET with 
length of the channel for different back gate voltages 
 
It is shown from Fig. 9 that DIBL effect is promi-
nent for channel length below 30 nm, less prominent 
for thinner silicon films due to the better gate control of 
the channel. 
 
4. CONCLUSION 
 
A 3D Double gate fully depleted SOI MOSFET mod-
el is discussed, based on solution of Poisson’s equations 
at different gate back gate bias. Here short channel ef-
fects and DIBL which causes to shift threshold voltages 
are considered. Threshold voltage results with variation 
in channel length and thickness at different bias condi-
tions are presented. Threshold voltage increases with 
 
 
Fig. 9 – Measured DIBL of fully depleted DG MOSFET with 
length of the channel for silicon film thickness 
 
more negative bias, this is because of good control of 
gate voltage over the channel. As per our investigation 
threshold voltage shift is more significant for the chan-
nel thickness below 5 nm. This model maintains high 
accuracy and can be applied for wide range of devices 
with many silicon body thickness and bias conditions. 
This model accounts the back gate bias, showing their 
superior effect to reduce short channel effect in double 
gate SOI MOSFET. 
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